AMD begins production ramp of 256-core EPYC Venice — first 2nm HPC chip claims 70% performance leap

AMD has announced that its 6th Gen EPYC processor, codenamed Venice, has entered production ramp on TSMC's N2 process in Taiwan.

Source: Tom's Hardware — read the full report at the original publisher.

This is a curated wire item. The Continuum Brief does not republish full third-party articles; this entry links to the original source.