IBM today announced the world’s first sub-1 nanometer (nm) chip technology, which it developed using a novel “nanostack” technique that packs 100 billion transistors into a space the size of a fingernail. The company also said that it has found a way to boost SRAM density of its nanostacks by 40% which could lead to […] The post IBM Touts Sub-1nm Nanostack Chip Technology appeared first on HPCwire .

Source: HPCwire — read the full report at the original publisher.

This is a curated wire item. The Continuum Brief does not republish full third-party articles; this entry links to the original source.