AMD Debuts Memory-on-Package Versal SoCs to Boost Bandwidth and Cut Board Space
June 30, 2026 — AMD today announced the AMD Versal Premium Gen 2 Memory on Package (MoP) adaptive system-on-chips (SoCs). The MoP architecture integrates up to 32GB of LPDDR5X into a single package, delivering up to 288GB/s of bandwidth in up to 60% less board area, letting engineers build high-bandwidth systems without the risk and time […] The post AMD Debuts Memory-on-Package Versal SoCs to Boost Bandwidth and Cut Board Space appeared first on HPCwire .
The continuous demand for higher bandwidth and compact computing solutions in HPC and AI drives innovations in chip packaging.
This development addresses critical constraints in high-performance computing by increasing bandwidth and reducing board space, enabling more powerful and efficient systems.
New AMD Versal SoCs integrate memory on-package, which significantly boosts memory bandwidth and reduces the physical footprint for high-performance applications.
- · AMD
- · High-Performance Computing (HPC) sector
- · AI hardware developers
- · Data center operators
- · Traditional discrete memory solutions
- · Companies reliant on less integrated chip architectures
Increased performance density will lead to more efficient and powerful AI accelerators and HPC systems.
The reduced board space requirement could enable smaller, more distributed high-performance computing units or more powerful edge devices.
Accelerated innovation in AI models and scientific research due to enhanced computational capabilities, potentially widening the gap for those without access to such technology.
This signal links to a primary source. Continuum Brief monitors and indexes it as part of the live intelligence stream — we do not republish source content.
Read at HPCwire