PALO ALTO, Calif., June 1, 2026 — D-Wave Quantum Inc. today announced a new gate-model roadmap designed to accelerate the development of commercial, fault-tolerant quantum computing. Targeting 100 logical qubits capable of successfully performing over one million operations by 2032, the roadmap combines D-Wave’s expertise in high-coherence dual-rail qubits and quantum error correction, with its proven […] The post D-Wave Unveils Gate-Model Roadmap Targeting 100 Logical Qubits by 2032 appeared first on HPCwire .
The announcement reflects the ongoing race in quantum computing development, with companies like D-Wave laying out long-term strategic roadmaps to attract investment and talent and demonstrate progress towards fault-tolerant systems.
A roadmap for achieving 100 logical qubits by 2032 signals a potential acceleration in quantum computing capabilities, moving beyond noisy intermediate-scale quantum (NISQ) systems towards more practical applications and commercial viability.
This development indicates a clearer long-term trajectory for a key player in quantum computing, potentially de-risking future investments and providing a benchmark for the industry's progression towards fault-tolerant quantum computers.
- · D-Wave Quantum Inc.
- · Quantum computing researchers
- · Early adopters of quantum technologies
- · Competitors with less clear roadmaps
- · Traditional high-performance computing (HPC) providers (eventually)
Achieving fault-tolerant quantum computing could unlock solutions for currently intractable problems in various scientific and industrial fields.
Increased investment and R&D into quantum error correction and qubit coherence will accelerate the broader quantum technology ecosystem.
The commercialization of quantum computing could lead to a 'quantum advantage' in specific sectors, fundamentally altering competitive landscapes and national security dynamics.
This signal links to a primary source. Continuum Brief monitors and indexes it as part of the live intelligence stream — we do not republish source content.
Read at HPCwire