Optimizing EUV Source Efficiency With Radiation-Hydrodynamic Simulations (U. Of Osaka et al.)
Researchers from The University of Osaka, National Institute for Fusion Science, National Institutes for Quantum Science and Technology, and Osaka Metropolitan University, et al. have published “Optimization of EUV output by experimentally validated radiation-hydrodynamic simulations across a broad laser parameter space”. Abstract “Practical requirements such as improving wall-plug efficiency and reducing system footprint have... » read more The post Optimizing EUV Source Efficiency With Radiation-Hydrodynamic Simulations (U. Of Osaka et al.) appeared first on Semiconductor Engineering .
The continuous push for higher EUV source efficiency is critical as the industry strives for more advanced and cost-effective chip manufacturing, with research breakthroughs like this driving incremental but significant improvements.
Optimizing EUV source efficiency directly impacts the cost and throughput of leading-edge semiconductor manufacturing, which is a bottleneck for various critical technologies from AI to defense.
This research provides a pathway to more energy-efficient and potentially more powerful EUV lithography machines, potentially accelerating the development and deployment of next-generation chips.
- · ASML
- · Semiconductor manufacturers
- · Advanced computing sector
- · EUV research institutions
- · Companies relying on older lithography technologies for advanced nodes
Improved EUV source efficiency leads to lower operational costs and higher wafer throughput for leading-edge chip production.
More affordable and powerful chips could accelerate advancements in AI, quantum computing, and other compute-intensive fields.
Enhanced domestic lithography capabilities, particularly in East Asia, could further intensify geopolitical competition around semiconductor leadership.
This signal links to a primary source. Continuum Brief monitors and indexes it as part of the live intelligence stream — we do not republish source content.
Read at Semiconductor Engineering