SUSE and Openchip Partner to Develop Sovereign European RISC-V Hardware and Open Source Software Stack
LUXEMBOURG and BARCELONA, Spain, June 25, 2026 — SUSE, a global leader of enterprise open source software, and Openchip & Software Technologies S.L., a developer of high-performance RISC-V compute accelerators, have signed a Memorandum of Understanding (MoU) to collaborate on Europe’s first enterprise-grade sovereign technology stack spanning from RISC-V-based hardware architectures to open source software. […] The post SUSE and Openchip Partner to Develop Sovereign European RISC-V Hardware and Open Source Software Stack appeared first on HPCwire .
Amidst increasing geopolitical tensions and the scramble for technological independence, European nations are prioritizing sovereign compute capabilities to reduce reliance on foreign technology stacks.
This collaboration represents a significant step towards establishing a fully European-controlled technology infrastructure, bolstering digital sovereignty and strategic autonomy for the continent.
Europe is moving closer to creating an indigenous, open-source hardware and software stack, potentially setting a precedent for other regions seeking technological independence.
- · SUSE
- · Openchip & Software Technologies S.L.
- · European tech sector
- · RISC-V ecosystem
- · Non-European hyperscalers in Europe
- · Companies reliant on proprietary architecture monopolies
- · US and Chinese chip dominance in Europe
Europe begins to develop and deploy its own sovereign hardware and software stack for critical infrastructure.
Increased adoption of RISC-V architecture in European enterprises and government, stimulating further innovation in the ecosystem.
The European model of open-source and sovereign technology becomes a template, inspiring similar initiatives in other blocs and accelerating the fragmentation of global technology stacks.
This signal links to a primary source. Continuum Brief monitors and indexes it as part of the live intelligence stream — we do not republish source content.
Read at HPCwire